每年出版 12 期
ISSN 打印: 0040-2508
ISSN 在线: 1943-6009
Indexed in
CORRECTED DRAIN CURRENT MODEL FOR SCHOTTKY BARRIER CYLINDRICAL GATE ALL AROUND FET CONSIDERING QUANTUM MECHANICAL EFFECTS
摘要
In this paper, we have proposed a novel compact drain current model of Schottky Barrier Cylindrical Gate All Around FET (SB-CGAAFET) to resolve the short channel effects and enhance the performance of the device. In SB-CGAAFET structure, semiconductor material in Source/Drain is replaced with Aluminum, Copper, Gold, and Platinum metals. Due to this, there is reduction in resistance at Source-channel and channel-Drain interface. We have shown the impact of channel diameter on energy gap of the channel. We have also analyzed quantum mechanical effects in the device and plotted the corrected drain current characteristics. The I-V characteristics of the device is analyzed with the change in channel diameter (2 nm to 10 nm), change in channel length (10 nm to 15 nm), change in Schottky barrier height, different Source/Drain material (Aluminum, Copper, Gold, and Platinum) and change in channel temperature (0 to 300 K). We have plotted the graph between transmission probability and gate to source voltage with different channel diameter. Modelling of SB-CGAA FET device is done using MatLab code.
-
Moore, G.E., (1998) Cramming more components onto the integrated circuits (Reprinted from Electronics, pp. 114-117, 1965), Proceedings of the IEEE, 86(1), pp.82-85.
-
Young, K.K., (1989) Short-channel effects in fully depleted SOI MOSFET's, IEEE Trans. Electron Devices, 36, pp. 399-402.
-
Taur, Y., Buchanan, D.A., Chen, W., Frank, D.J. et al., (1997) CMOS scaling into the nanometre regime of the MOSFET, Proc. IEEE, 85, pp. 486-504.
-
Roy, R., Chowdhury, J., and Das, J.K., (2018) Analytical study of double gate MOSFET: A design and performance perspective, 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore, pp. 625-634.
-
Oproglidis, T.A., Karatsori, T.A., Barraud, S., Ghibaudo,G., and Dimitriadis, C.A., (2018)Effect of Temperature on the Performance of Triple-Gate Junction less Transistors, IEEE Transactions on Electron Devices, 65(8), pp. 3562-3566.
-
Hsieh, D., Lin, J., Kuo, P., and Chao, T., (2016) High-Performance Pi-Gate Poly-Si Junction less and Inversion Mode FET, IEEE Transactions on Electron Devices, 63(11), pp. 4179-4184.
-
Almeida, L.M., Agopian, P.G.D., Martino, J.A., Barraud, S. et al., (2016) Back gate bias influence on SOI fl-gate nanowire down to 10 nm width, IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, CA, pp. 1-5.
-
Nagy, D., Indalecio, G., Garcfa-Loureiro, A.J., Elmessary, M.A. et al., (2018) FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability, IEEE Journal of the Electron Devices Society, 6, pp. 332-340.
-
Yang, Y., Lou, H., and Lin, X., (2018) High-k Spacer Consideration of Ultrascaled Gate-All-Around Junction less Transistor in Ballistic Regime, IEEE Transactions on Electron Devices, 65(12), pp. 5282-5288.
-
Prashanth Kumar and Brinda Bhowmick, (2019) A physics-based threshold voltage model for hetero-dielectric dual material gate Schottky barrier MOSFET, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 32(2).
-
Kumar, M., Pratap, Y., Haldar, S., Gupta, M., and Gupta, R.S., (2017) Cylindrical gate all around Schottky barrier MOSFET with insulated shallow extensions at source/drain for removal of ambipolarity: a novel approach, Journal of Semiconductors, 38, 124002.
-
Kumar, M., Haldar, S., Gupta, M., and Gupta, R.S., (2016) Physics Based Analytical Model for Surface Potential and Subthreshold Current of Cylindrical Schottky Barrier Gate All Around MOSFET with High-k Gate Stack, Superlattices and Microstructures.
-
Jia-An, Yan, Li, Yang, and Chou, M.Y., (2007) Size and orientation dependence in the electronic properties of silicon nanowires, Physical Review B, American Physical Society, 76, pp. 115319.
-
Yonatan Calahorra, Eilam Yalon, and Dan Ritter, (2015) On the diameter dependence of metal-nanowire Schottky barrier height, Journal of Applied Physics, 117, p. 034308.
-
Zaremba-Tymieniecki, M. and Durrani, Z.A.K., (2011) Schottky-barrier lowering in silicon nanowire field-effect transistors prepared by metal-assisted chemical etching, Applied Physics Letters, 98, p. 102113.
-
Yanjie Zhao, Drew Candebat, Collin Delker, Yunlong Zi et al., (2012) Understanding the Impact of Schottky Barriers on the Performance of Narrow Bandgap Nanowire Field Effect Transistors, Nano Letters, 12(10), pp 5331-5336.
-
Sunipa Roy, Chandan Kumar Ghosh, and Chandan Kumar Sarkar, (2017) Nanotechnology: Synthesis to Applications, CRC Press.
-
Gilbert A. Ibitola and Olanrewaju Ajanaku, (2016) Quantum Mechanical Potential Step Functions, Barriers, Wells and the Tunneling Effect, World Journal of Applied Physics, 1(2), pp. 59-66.
-
Jung Hakkee, Analytical models of threshold voltage and drain induced barrier lowering in junctionless cylindrical surrounding gate (JLCSG) MOSFET using stacked high-<i>k</i> oxide, AIMS Electronics and Electrical Engineering, 6, 2, 2022. Crossref